## 10-bit 125MSPS D/A Converter

## Description

The CXA3197R is a high-speed D/A converter which can perform multiplexed input of two system 10-bit data.
This IC realizes a maximum conversion rate of 125MSPS. Multiplexed operation is possible by inputing the $1 / 2$ frequency-divided clock or by halving the frequency of the clock internally with the clock frequency divider circuit having the reset pin. The data input is at TTL level, and the clock input and reset input can select either TTL or PECL level according to the application.

## Features

- Maximum conversion rate:

During PECL operation: 125MSPS
During TTL operation: 100MSPS

- Resolution: 10 bits
- Low power consumption: 480 mW (typ.)
- Data input level: TTL
- Clock, reset input level: TTL and PECL compatible
- 2:1 multiplexed input function
- $1 / 2$ frequency-divided clock output possible by the built-in clock frequency divider circuit
- Voltage output ( $50 \Omega$ load drive possible)
- Single power supply or $\pm$ dual power supply operation
- Reset signal polarity switching function



## Structure

Bipolar silicon monolithic IC

## Applications

- LCD
- DDS
- HDTV
- Communications (QPSK, QAM)
- Measuring devices


## Pin Configuration



[^0]Absolute Maximum Ratings $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

- Supply voltage
- Input voltage (Analog)
(Digital)
(Others)
- Storage temperature
- Allowable power dissipation

AVccO, AVcc2, DVcc2
-0.5 to +6.0


AGND2, DGND2
DVcc1
AVcc2 - AGND2
AVccO - AGND2
DVcc2 - DGND2
VSET
TTL input pin
PECL input pin
PS
VOCLP
Tstg
Pd
-6.0 to +0.5
V
-0.5 to +6.0
V
-0.5 to $+6.0 \quad \mathrm{~V}$
-0.5 to +6.0
V
-0.5 to +6.0
V

## Recommended Operating Conditions

- Supply voltage

|  | Min. | Typ. | Max. |
| :--- | :---: | :---: | :---: |
| AVccO | +4.75 | +5.0 | +5.25 |
| AVcc2 | +4.75 | +5.0 | +5.25 |
| AGND2 | -0.05 | 0.0 | +0.05 |
| DVcc1 | +4.75 | +5.0 | +5.25 |
| DGND1 | -0.05 | 0.0 | +0.05 |
| DVcc2 | +4.75 | +5.0 | +5.25 |
| DGND2 | -0.05 | 0.0 | +0.05 |


| - Input voltage (Analog) | VSET |  | $\begin{gathered} \text { Min. } \\ \text { AGND2 }+0.65 \end{gathered}$ | Typ. | $\begin{gathered} \text { Max. Unit } \\ \text { AGND } 2+1.03 \mathrm{~V} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (Digital) | TTL input pin | VIH | DGND1 + 2.0 |  | V |
|  |  | VIL |  |  | DGND1 + 0.8 V |
|  | PECL input pin | VIH | DVcc1-1.05 |  | DVcc1-0.5 V |
|  |  | VIL | DVcc1-3.2 |  | DVcc1-1.4 V |
|  | VID*1 |  | 0.5 | 0.8 | V |
| (Others) | VOCLP |  | DGND1 + 2.4 |  | DVcc1 V |
| - CLK pulse width (for RECL CLK) |  | tpw1 | 3.5 |  | ns |
|  |  | tpw0 | 3.5 |  | ns |
| - Maximum conversion rate | During PECL operation | Fc | 125 |  | MSPS |
|  | During TTL operation | Fc | 100 |  | MSPS |
| - Analog output full-scale voltage |  |  |  |  |  |
|  |  |  |  |  |  |
| $R \mathrm{~L}=50 \Omega$ |  | VFS | 0.75 | 1.0 | 1.05 V |
| - Operating temperature |  | Ta | -20 |  | +75 ${ }^{\circ} \mathrm{C}$ |

*1 VID: Input Voltage Differential
PECL input signal switching level


## Pin Description

| [Symbol] | [Pin No.] | [Description] $\quad\left[\begin{array}{l}\text { Typica } \\ \text { a sing }\end{array}\right.$ | cal voltage level for gle power supply | [ Typical voltage level for dual power supply |
| :---: | :---: | :---: | :---: | :---: |
| DA0 to DA9 | 1 to 6,45 to 48 | Side A data input. | TTL | TTL |
| DB0 to DB9 | 7 to 16 | Side B data input. | TTL | TTL |
| DIV2IN | 17 | 1/2 frequency-divided clock input. | TTL | TTL |
| DIV2OUT | 18 | 1/2 frequency-divided clock output. | t. TTL | TTL |
| CLK/T | 19 | TTL clock input. | TTL | TTL |
| CLKP/E | 20 | PECL clock input. | PECL | PECL |
| CLKN/E | 21 | PECL clock input. | PECL | PECL |
| RESET/T | 22 | TTL reset input. | TTL | TTL |
| RESETP/E | 23 | PECL reset input. | PECL | PECL |
| RESETN/E | 24 | PECL reset input. | PECL | PECL |
| DGND2 | 25 | Digital ground. | OV | -5V |
| C1 | 26 | Function setting. | TTL | TTL |
| C2 | 27 | Function setting. | TTL | TTL |
| C3 | 28 | Function setting. | TTL | TTL |
| DVcc2 | 29 | Digital power supply. | 5V | OV |
| AVcco | 30 | Analog output power supply. | 5 V (typ.) | OV (typ.) |
| AOUTN | 31 | Negative analog output. | AVcco - Vfs | AVcco - Vfs |
| AOUTP | 32 | Positive analog output. | AVcco - Vfs | AVcco - Vfs |
| AGND2 | 33 | Analog ground. | OV | -5V |
| VREF | 34 | Analog reference voltage. A | AGND2 + 1.25V | AGND2 + 1.25 V |
| VSET | 35 | Full-scale adjustment. A | $\begin{aligned} & \text { AGND2 }+0.65 \mathrm{~V} \\ & \text { to } \\ & \text { AGND2 }+1.03 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { AGND2 }+0.65 \mathrm{~V} \\ & \text { to } \\ & \text { AGND2 }+1.03 \mathrm{~V} \end{aligned}$ |
| AVcc2 | 36 | Analog power supply. | 5 V | OV |
| AGND2 | 37 | Analog ground. | OV | -5V |
| VOCLP | 38 | TTL High level clamp. Cla | Clamp voltage | Clamp voltage |
| R POLARITY | 39 | Reset signal polarity switching. | TTL | TTL |
| INV | 40 | Analog output inversion. | TTL | TTL |
| PS | 41 | Power saving. | TTL | TTL |
| DVcc1 | 42 | Digital power supply. | 5 V | 5 V |
| N.C. | 43 | Not connected. | - | - |
| DGND1 | 44 | Digital ground. | OV | OV |

## Block Diagram



Pin Description and I/O Pin Equivalent Circuit

| Pin No. | Symbol | I/O | Typical voltage level | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 1 \text { to } 6 \\ & 45 \text { to } 48 \end{aligned}$ | DA0 to DA9 | 1 | TTL |  | Side A data input. |
| 7 to 16 | DB0 to DB9 | 1 | TTL | DGND1-. . . . . | Side B data input. |
| 17 | DIV2IN | 1 | TTL |  | 1/2 frequency-divided clock input. <br> Use this pin in MUX.1A or MUX. 2 mode. <br> Leave open for other modes. |
| 18 | DIV2OUT | 0 | TTL |  | 1/2 frequency-divided clock output. <br> The $1 / 2$ frequencydivided clock signal (DIV2OUT) is output in MUX.1A mode. Set to high impedance for other modes. |
| 19 | CLK/T | 1 | TTL |  | Clock input. <br> Use this pin when the clock is input at TTL level. <br> At this time, leave Pins 20 and 21 open. |

\begin{tabular}{|c|c|c|c|c|c|}
\hline Pin No. \& Symbol \& I/O \& Typical voltage level \& Equivalent circuit \& Description \\
\hline 20 \& CLKP/E \& 1 \& PECL \&  \& \begin{tabular}{l}
Clock input. \\
Use this pin when the clock is input at PECL level. \\
At this time, leave Pin 19 open. CLKP/E and CLKN/E are complementary and should be used together.
\end{tabular} \\
\hline 21 \& CLKN/E \& 1 \& PECL \& \& CLKP/E complementary input. \\
\hline 22 \& RESET/T \& 1 \& TTL \&  \& \begin{tabular}{l}
Reset signal input. When multiple CXA3197R are operated at the same time in MUX.1A or MUX.1B mode, the start timing of the internal \(1 / 2\) frequency divider circuits should be matched. \\
At this time, the reset signal is used; when the reset signal is at TTL level, Pin 22 is used and Pins 23 and 24 are left
\end{tabular} \\
\hline 23

24 \& RESETP/E

RESETN/E \& | 1 |
| :--- |
|  |
| I |
|  | \& PECL

PECL \&  \& | open. When the reset signal is at PECL level, Pins 23 and 24 are used and Pin 22 is left open. The reset signal polarity can be set by Pin 39 (R POLARITY). |
| :--- |
| Leave the reset pin open when other modes are used. |
| RESETP/E and RESETN/E are complementary and should be used together | <br>

\hline 25 \& DGND2 \& \& Single power supply: GND Dual power supply: -5 V \& \& Digital power supply. <br>
\hline 26 \& C1 \& 1 \& TTL \& \multirow[t]{3}{*}{} \& Function setting. <br>
\hline 27 \& C2 \& I \& TTL \& \& Function setting. <br>
\hline 28 \& C3 \& 1 \& TTL \& \& Function setting. <br>
\hline
\end{tabular}

| Pin No. | Symbol | I/O | Typical voltage level | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 29 | DVcc2 |  | Single power supply: +5 V Dual power supply: GND |  | Digital power supply. |
| 30 | AVcco |  | Single power supply: +5 V Dual power supply: GND |  | Analog output power supply. <br> The AVccO pin voltage can be varied within the range that satisfies the analog output compliance voltage. |
| 31 | AOUTN | 0 | AVcco - Vfs |  | Negative analog output. The inverse of the positive analog output pin is output. When the positive output is terminated with $50 \Omega$, the inverse output pin should also be terminated with $50 \Omega$ even if the inverse output is not used. |
| 32 | AOUTP | 0 | AVcco - Vfs |  | Positive analog output. |
| 33 | AGND2 |  | Single power supply: GND Dual power supply: -5V |  | Analog ground. |
| 34 | VREF | 0 | $\begin{array}{r} \text { AGND }+1.25 \mathrm{~V} \\ \text { (Typ.) } \end{array}$ |  | Reference voltage output. |
| 35 | VSET | 1 | $\begin{gathered} \text { AGND } 2+0.65 \mathrm{~V} \\ \text { to } \\ \text { AGND } 2+1.03 \mathrm{~V} \end{gathered}$ |  | Analog output full-scale adjustment. |
| 36 | AVcc2 |  | Single power supply: +5 V Dual power supply: GND |  | Analog power supply. |


| Pin No. | Symbol | I/O | Typical voltage level | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 37 | AGND2 |  | Single power supply: GND Dual power supply: -5V |  | Analog power supply. |
| 38 | VOCLP | 1 | Clamp voltage |  | TTL output High level clamp. <br> A TTL level signal is output from the DIV2OUT pin in MUX.1A mode. The TTL High level voltage can be clamped to the value approximately equivalent to the voltage applied to this pin. Leave the VOCLP pin open for other modes. |
| 39 | R POLARITY | 1 | TTL |  | Reset signal polarity switching. <br> At High level, the reset polarity is active Low; at Low level, active High. |
| 40 | INV | 1 | TTL |  | Analog output polarity inversion. <br> The analog output is inverted at Low level. |
| 41 | PS | 1 | TTL |  | Power saving. <br> Power saving mode is activated at Low level. Normally pull up the PS pin to High level as this pin is open Low. |
| 42 | DVcc1 |  | 5 V |  | Digital power supply. |
| 43 | N.C. |  |  |  | Not connected. |
| 44 | DGND1 |  | OV |  | Digital ground. |

## Electrical Characteristics

(DVcc1, DVcc2, $\mathrm{AVcc} 2, \mathrm{AVccO}=+5 \mathrm{~V}, \mathrm{DGND} 1, \mathrm{DGND} 2=0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ )

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | n |  | 10 | 10 | 10 | bit |
| Differential linearity error Integral linearity error | $\begin{aligned} & \hline \text { DLE } \\ & \text { ILE } \end{aligned}$ | $\mathrm{VFS}=1000 \mathrm{mV}$ *2 |  |  | $\begin{gathered} -0.85 /+0.5 \\ -1.2 /+0.5 \\ \pm 1.2 \end{gathered}$ | $\begin{aligned} & \mathrm{LSB} \\ & \text { LSB } \\ & \text { LSB } \end{aligned}$ |
| Digital input (PECL) <br> Digital input voltage <br> Digital input current <br> Digital input capacitance | $\begin{aligned} & \mathrm{V}_{\text {IH }} \\ & \mathrm{VIL}^{\text {IIH }} \\ & \text { IIL } \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}}=\mathrm{DVcc} 1-0.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IL}}=\mathrm{DVcc} 1-1.6 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \mathrm{DVcc} 1-1.05 \\ \mathrm{DVcc} 1-3.2 \\ 0 \\ -30 \end{gathered}$ |  | $\begin{array}{\|c} \text { DVcc1-0.5 } \\ \text { DVcc1-1.4 } \\ 20 \\ 0 \\ 5 \end{array}$ | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> pF |
| Digital input (TTL) <br> Digital input voltage <br> Threshold voltage Digital input current <br> Digital input capacitance | $\begin{aligned} & \mathrm{V}_{\text {IH }} \\ & \mathrm{VIL}^{2} \\ & \mathrm{~V}_{\text {TH }} \\ & \mathrm{IIH}^{\text {IIL }} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}}=3.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IL}}=0.2 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2 \\ & -1 \\ & -2 \end{aligned}$ | 1.5 | $\begin{gathered} 0.8 \\ 1 \\ 0 \\ 5 \end{gathered}$ | V <br> V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ pF |
| Digital output (TTL) <br> Digital output voltage <br> Leak current at high impedance <br> Digital output rise time Digital output fall time | Voh Vol <br> Tr <br> Tf | $\begin{aligned} & \mathrm{IOH}=-2.0 \mathrm{~mA} \\ & \mathrm{loL}=1.0 \mathrm{~mA} \\ & \text { When } \mathrm{Vo}=5 \mathrm{~V} \\ & \text { When } \mathrm{Vo}=0 \mathrm{~V} \\ & 0.8 \text { to } 2.4 \mathrm{~V}(\mathrm{CL}=10 \mathrm{pF}) \\ & 0.8 \text { to } 2.4 \mathrm{~V}(\mathrm{CL}=10 \mathrm{pF}) \end{aligned}$ | $\begin{gathered} 2.4 \\ 10 \\ -1 \\ 1 \\ 0.6 \end{gathered}$ |  | $\begin{gathered} 0.5 \\ 100 \\ 1 \\ 1.5 \\ 1.2 \end{gathered}$ | V <br> V $\mu \mathrm{A}$ $\mu \mathrm{A}$ ns ns |
| PS pin input (PS) PS pin input voltage PS pin input current | $\begin{aligned} & \text { VIH } \\ & \text { VIL }^{\text {IIH }} \\ & \text { IIL } \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}}=3.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IL}}=0.2 \mathrm{~V} \end{aligned}$ | $\begin{array}{r} 2 \\ 1 \\ -1 \end{array}$ |  | $\begin{gathered} 0.8 \\ 100 \\ 0 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \end{gathered}$ |
| Clamp pin (VOCLP) VOCLP pin input current | IVOCLP IVOCLP | $\begin{aligned} & \text { VocLP }=\mathrm{DVCc} 1 \\ & \text { Voclp }=2.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0 \\ -60 \end{gathered}$ |  | $\begin{gathered} 5 \\ -10 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Analog output characteristics <br> Output full-scale voltage $\begin{aligned} & : R \mathrm{R} \geq 10 \mathrm{k} \Omega \\ & : \mathrm{RL}=50 \Omega \end{aligned}$ <br> Output zero offset voltage $\begin{aligned} & : R \mathrm{RL} \geq 10 \mathrm{k} \Omega \\ & : R \mathrm{~L}=50 \Omega \end{aligned}$ <br> Analog output resistance <br> Analog output capacitance <br> Absolute amplitude error <br> Absolute amplitude error temperature characteristics <br> Analog output rise time <br> Analog output fall time <br> Settling time <br> Glitch energy <br> Compliance voltage | VFs <br> Vfs <br> Vof <br> Vof <br> Ro <br> Co <br> EG <br> Tcg <br> Tr <br> Tf <br> tset <br> GE <br> Voc | $\begin{aligned} & \} \text { VSET }=\text { AGND2 }+937.5 \mathrm{mV} \\ & \\ & \text { VSET }=A G N D 2+937.5 \mathrm{mV} \\ & \text { VFS }=1000 \mathrm{mV} \text { at } 25^{\circ} \mathrm{C} \\ & \text { When RL }=50 \Omega, \\ & \text { WFS }=1 \mathrm{~V}, 10-90 \% \end{aligned}$ | $\begin{gathered} 1.5 \\ 0.75 \\ 0 \\ 0 \\ \\ \\ -4.0 \\ \\ 0.85 \\ 0.75 \\ \\ -2.1 \end{gathered}$ | 2 1 <br> 50 <br> 10 | $\begin{gathered} 2.1 \\ 1.05 \\ \\ 20 \\ 10 \\ \\ \\ 4.0 \\ 60 \\ 1.05 \\ 0.85 \\ 3.5 \\ 5 \\ 1.5 \end{gathered}$ | V V mV mV $\Omega$ pF $\%$ of $\mathrm{F} . \mathrm{S}$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ns ns ns pVsec V |


| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference/control amplifier characteristics <br> VREF pin output voltage VREF pin output voltage in PS mode VREF voltage drift coefficient VSET pin input current Multiplying bandwidth | Vref Vref <br> Iset | $\} \text { IREFOUT }=1 \mathrm{~mA}$ 100mVp-p, SIN, $\text { at }-3 \mathrm{~dB}$ | $\left\lvert\, \begin{gathered} \text { AGND2 + } 1.18 \\ \text { AGND2 + } 1.18 \\ \\ -5 \\ 50 \end{gathered}\right.$ | $\text { AGND2 + } 1.25$ | $\begin{gathered} \text { AGND2 + 1.32 } \\ \text { AGND2 + 1.32 } \\ 250 \\ 0 \end{gathered}$ | V <br> V <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{A}$ MHz |
| Current consumption | Icc DIcc1 DIcc2 <br> Alcc2 <br> AlccO | Total current consumption Dlcc1 current consumption Dlcc2 current consumption Alcc2 current consumption AlccO current consumption | 63 <br> 7 <br> 13 <br> 6 <br> 37 | $\begin{gathered} 96 \\ 15.5 \\ 19 \\ 8.5 \\ 53 \end{gathered}$ | 129 <br> 24 <br> 25 <br> 11 <br> 69 | $\begin{aligned} & \hline \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Current consumption in PS mode *4 | Icc <br> DIcc1 <br> DIcc2 <br> Alcc2 <br> AlccO | Total current consumption in PS mode Dlcc1 current consumption in PS mode Dlcc2 current consumption in PS mode Alcc2 current consumption in PS mode AlccO current consumption in PS mode |  | 0.432 <br> 0.38 <br> 0.001 <br> 0.05 <br> 0.001 | 4 <br> 1.5 <br> 0.2 <br> 0.3 <br> 2 | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |

*2 64-step D.L.E. This indicates the D.L.E. when the INV pin is High and the data input code changes between:

$$
\begin{aligned}
& \text { (MSB) } \\
& 0000111111
\end{aligned} \quad(\text { MSB }) \quad \text { (LSB) }
$$

at the AOUTP side output or between:
(MSB) (LSB) (MSB) (LSB)
$1111000000 \longleftrightarrow 1110111111$
at the AOUTN side output.

[^1]*4 The current consumption in power saving mode does not include the VREF pin output current. When grounding the VREF pin to the AGND2 level using external resistance, a voltage of 1.18 to 1.32 V is generated at the VREF pin even in power saving mode. Therefore, the current indicated by the following equation flows from the AVcc 2 pin to the VREF pin. This value must be added to obtain the actual current consumption in power saving mode.
$\frac{\text { VREF pin voltage }}{\text { External resistance }}=\operatorname{IREFOUT}$


| CLK signal level |  |  |  |  | PECL |  |  | TTL |  |  | PECL |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Reset signal level |  | PECL |  |  | TTL |  |  | TTL |  |  |  |
|  |  | Item | Symbol | Conditions | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Unit |
|  |  | Maximum conversion rate | FC |  | 125 |  |  | 100 |  |  | 125 |  |  | MSPS |
|  |  | Clock High pulse width | Tpw1 |  | 3.5 |  |  | 4.5 |  |  | 3.5 |  |  | ns |
|  |  | Clock Low pulse width | Tpw0 |  | 3.5 |  |  | 3.0 |  |  | 3.5 |  |  | ns |
|  |  | Reset signal setup time | ts-rst |  | 0 |  |  | 1.0 |  |  | 4.0 |  |  | ns |
|  |  | Reset signal hold time | th-rst |  | 1.0 |  |  | 3.0 |  |  | 0 |  |  | ns |
|  |  | DIV2OUT output delay | td-DIV | $C L=10 \mathrm{pF}$ | 5.5 | 6.5 | 8 | 8.0 | 9.5 | 12.0 | 5.5 | 6.5 | 8 | ns |
|  |  | DIV2OUT to DIV2IN maximum delay time | 2T-tm |  |  |  | 2T-7 |  |  | 2T-7 |  |  | 2T-7 | ns |
|  |  | Data input setup time | ts |  | 1.0 |  |  | 1.0 |  |  | 1.0 |  |  | ns |
|  |  | Data input hold time | th |  | 5.0 |  |  | 5.0 |  |  | 5.0 |  |  | ns |
|  |  |  | $\operatorname{tPD}(\mathrm{A})$ |  |  | 4 |  |  | 4 |  |  | 4 |  | CLK |
|  |  | Analog output pipeline delay | tpd (B) |  |  | 5 |  |  | 5 |  |  | 5 |  | CLK |
|  |  | Analog output delay | tdo |  | 5.0 | 5.5 | 6.0 | 6.5 | 7.5 | 8.5 | 5.0 | 5.5 | 6.0 | ns |
|  |  | Maximum conversion rate | FC |  | 125 |  |  | 100 |  |  | 125 |  |  | MSPS |
|  |  | Clock High pulse width | Tpw1 |  | 3.5 |  |  | 4.5 |  |  | 3.5 |  |  | ns |
|  |  | Clock Low pulse width | Tpw0 |  | 3.5 |  |  | 3.0 |  |  | 3.5 |  |  | ns |
|  |  | Reset signal setup time | ts-rst |  | 0 |  |  | 1.0 |  |  | 4.0 |  |  | ns |
|  |  | Reset signal hold time | th-rst |  | 1.0 |  |  | 3.0 |  |  | 0 |  |  | ns |
|  |  | Data input setup time | ts |  | 1.0 |  |  | 1.0 |  |  | 1.0 |  |  | ns |
|  |  | Data input hold time | th |  | 4.0 |  |  | 6.0 |  |  | 4.0 |  |  | ns |
|  |  | Analog output pipeline delay | $\operatorname{tPD}(\mathrm{A})$ |  |  | 2 |  |  | 2 |  |  | 2 |  | CLK |
|  |  | Analog output pipeline delay | $\operatorname{tPD}(\mathrm{B})$ |  |  | 3 |  |  | 3 |  |  | 3 |  |  |
|  |  | Analog output delay | tdo |  | 5.0 | 5.5 | 6.0 | 6.5 | 7.5 | 8.5 | 5.0 | 5.5 | 6.0 | ns |


|  |  |  | CLK | signal level |  | PEC |  |  | TTL |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Reset | signal level |  | －＊ |  |  | －＊ |  |  |
|  |  | Item | Symbol | Conditions | Min． | Typ． | Max． | Min． | Typ． | Max． | Unit |
|  |  | Maximum conversion rate | FC |  | 125 |  |  | 100 |  |  | MSPS |
|  |  | Clock High pulse width | Tpw1 |  | 3.5 |  |  | 4.5 |  |  | ns |
|  |  | Clock Low pulse width | Tpw0 |  | 3.5 |  |  | 3.0 |  |  | ns |
|  | $\stackrel{1}{8}$ | DIV2IN setup time | ts－DIV |  | 4.5 |  |  | 2.0 |  |  | ns |
|  | $\stackrel{\text { ¢ }}{ }$ | DIV2IN hold time | th－DIV |  | 0 |  |  | 3.5 |  |  | ns |
|  | ※ | Data input setup time | ts |  | 1.0 |  |  | 1.0 |  |  | ns |
|  | $\stackrel{\rightharpoonup}{2}$ | Data input hold time | th |  | 5.0 |  |  | 5.0 |  |  | ns |
| $0$ |  |  | tpD（A） |  |  | 2 |  |  | 2 |  |  |
| D |  | Anog output pipeline delay | $\operatorname{tPD}(\mathrm{B})$ |  |  | 3 |  |  | 3 |  |  |
| $\begin{aligned} & \text { O} \\ & \stackrel{\pi}{\mathbf{o}} \end{aligned}$ |  | Analog output delay | tdo |  | 5.0 | 5.5 | 6.0 | 6.5 | 7.5 | 8.5 | ns |
| ᄃ |  | Maximum conversion rate | FC |  | 125 |  |  | 100 |  |  | MSPS |
|  |  | Clock High pulse width | Tpw1 |  | 3.5 |  |  | 4.5 |  |  | ns |
| $\sum_{0}^{2}$ | $\stackrel{\square}{8}$ | Clock Low pulse width | Tpw0 |  | 3.5 |  |  | 3.0 |  |  | ns |
|  | $\stackrel{\mathrm{O}}{\mathrm{E}}$ | C2 signal setup time | ts－C2 |  | 1.0 |  |  | 1.0 |  |  | ns |
|  | نِ | C2 signal hold time | th－C2 |  | 2.5 |  |  | 3.5 |  |  | ns |
|  | $\underset{\sim}{\boldsymbol{\omega}}$ | Data input setup time | ts |  | 1.0 |  |  | 1.5 |  |  | ns |
|  | 氏゙ | Data input hold time | th |  | 2.0 |  |  | 3.5 |  |  | ns |
|  | 山 | Analog output pipelin | tpd（A） |  |  | 1 |  |  | 1 |  | CLK |
|  |  | Analog output pipeline delay | tpd（B） |  |  | 1 |  |  | 1 |  | CLK |
|  |  | Analog output delay | tdo |  | 5.0 | 5.5 | 6.0 | 6.5 | 7.5 | 8.5 | ns |

＊4 The reset signal is not input in MUX．2，SELE．A or SELE．B mode．

## Electrical Characteristics Measurement Circuits

Differential Linearity Error Integral Linearity Error


## Current Consumption



## Analog Output Characteristics

Output Full-Scale Absolute Amplitude Error
Output Zero Offset Voltage


## Analog Output Rise Time

Analog Output Fall Time

## Settling Time

Glitch Energy


Reference/Control Amplifier Characteristics
VREF Pin Output Voltage
VREF Pin Output Voltage in Power Saving Mode
Multiplying Bandwidth



| Data input code |  | Analog output level |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{INV}=1$ | $\mathrm{INV}=0$ |  |  |
| (MSB) (LSB) <br> D9 D0 | $(\mathrm{MSB})$ (LSB) <br> D9 D0 | AOUTP | AOUTN |
| $\begin{array}{cccccccccc} 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\ & & & & : & & & & & \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{array}$ | $\begin{array}{cccccccccc} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 1 & & & 1 & : & 1 & & & \\ 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \end{array}$ | $\begin{gathered} \mathrm{AVccO}-\mathrm{Vof} \\ : \\ \mathrm{AVccO}-\mathrm{VFS} \end{gathered}$ | $\begin{gathered} \mathrm{AVccO}-\mathrm{VFs} \\ \vdots \\ \mathrm{AVccO}-\mathrm{VoF} \end{gathered}$ |

Table 1. I/O Correspondence Table

## Description of Operation

The CXA3197R has four types of operation modes to support various applications. The operation mode is set by switching the function setting pins (C1, C2 and C3).

## Operation Mode Table

| Mode | C1 | C2 | C3 | CLK IN (MSPS) | Data IN (Mbps) | AOUT (Mbps) | DIV2OUT pin | Description of operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MUX.1A | 0 | 0 | 0 | 125 | 62.5 | 125 | Outputs CLK/2 at TTL level | MUX operation by the internal CLK/2 |
| MUX.1B | 0 | 0 | 1 |  |  |  | High impedance | MUX operation by the internal CLK/2 |
| MUX. 2 | 0 | 1 | 0 |  |  |  | High impedance | MUX operation by DIV2IN |
| SELE.A | 1 | 0 | 0 |  | 125 |  | High impedance | D/A conversion of side A data input |
| SELE.B | 1 | 1 | 0 |  |  |  | High impedance | D/A conversion of side $B$ data input |

The CXA3197R can input data divided into two systems: A (DA0 to DA9) and B (DB0 to DB9), internally multiplex the data, and output it as an analog signal, making it possible to halve the data rate. This lets the CXA3197R support the TTL data input level in contrast to the ECL data input level for conventional high-speed D/A converters. The clock signal and reset signal input levels can be selected from either TTL or PECL according to the application. (However, setting both signals to either TTL or PECL input level is recommended.)

## 1. MUX. 1 A mode

Set C1, C2 and C3 all Low for this mode.
In MUX.1A mode, the frequency of the clock input from the clock input pin is halved internally, and the $1 / 2$ frequency-divided signal is output at TTL level from the DIV2OUT pin. Data synchronized with the DIV2OUT signal (the signal output from the DIV2OUT pin) can be obtained by operating the CXA3197R front-end system with the DIV2OUT signal. The timing at which the data output delay of the CXA3197R front-end system matches with the hold time during CXA3197R data input can be easily set by inputting this synchronized data to the data input pins and the DIV2OUT signal to the DIV2IN pin. The data can be divided and input to two systems: A (DA0 to DA9) and B (DB0 to DB9), internally multiplexed, and extracted as analog output.


When using the multiple CXA3197R in MUX.1A mode, the start timing of the $1 / 2$ frequency-divided clocks becomes out of phase, producing operation such as that shown in the example below. As a countermeasure, the MUX.1A mode has a function that matches the start timing of the $1 / 2$ frequency-divided clocks with the reset signal. When using a PECL level reset signal, input the reset signal to Pins 23 and 24 (RESETP/E, RESETN/E) and leave Pin 22 (RESET/T) open. When using a TTL level reset signal, input the reset signal to Pin 22 (RESET/T) and leave Pins 23 and 24 (RESETP/E, RESETN/E) open. The reset polarity can be switched by the R POLARITY pin (Pin 39). When the R POLARITY pin is High or open, reset is active Low; when Low, reset is active High. See the timing chart for the detailed timing.

## Example when not using the reset signal



## Example when using the reset signal



## 2. MUX.1B mode

Set C1 and C2 Low and C3 High for this mode.
In MUX.1B mode, the frequency of the clock input from the clock input pin is halved internally, and the data is loaded by this $1 / 2$ frequency-divided signal. The $1 / 2$ frequency-divided signal cannot be observed at this time, so the data is actually loaded by observing the clock and reset signals to estimate the rising edge of the internally $1 / 2$ frequency-divided signal. The data can be divided and input to two systems: A (DA0 to DA9) and $B$ (DB0 to DB9). The data is internally multiplexed, then the system A data is output as an analog signal with a 2-clock pipeline delay, and the system $B$ data as an analog signal with a 3-clock pipeline delay after loading by the clock.


Like MUX.1A mode, when using the multiple CXA3197R in MUX.1B mode, the start timing of the $1 / 2$ frequency-divided clocks becomes out of phase, producing operation such as that shown in the example below. As a countermeasure, the MUX.1B mode also has a function that matches the start timing of the $1 / 2$ frequency-divided clocks with the reset signal. When using a PECL level reset signal, input the reset signal to Pins 23 and 24 (RESETP/E, RESETN/E) and leave Pin 22 (RESET/T) open. When using a TTL level reset signal, input the reset signal to Pin 22 (RESET/T) and leave Pins 23 and 24 (RESETP/E, RESETN/E) open. The reset polarity can be switched by the R POLARITY pin (Pin 39). When the R POLARITY pin is High or open, reset is active Low; when Low, reset is active High. See the timing chart for the detailed timing.

## Example when not using the reset signal



## Example when using the reset signal



## 3. MUX. 2 mode

Set C1 and C3 Low and C2 High for this mode.
In MUX. 2 mode, the clock is input to the clock input pin, and the signal with a cycle half that of the clock (hereafter, DIV2IN signal) is input to the DIV2IN pin at TTL level. The DIV2IN signal is internally latched by the clock, so consideration must be given to the setup time (ts_DIV) and hold time (th_DIV) with respect to the clock. In addition, the data is loaded by the DIV2IN signal, so consideration must also be given to the setup time (ts) and hold time (th) with respect to the DIV2IN signal. The data can be divided and input to two systems: A (DA0 to DA9) and B (DB0 to DB9). The data is internally multiplexed, then the system A data is output as an analog signal with a 2-clock pipeline delay, and the system B data as an analog signal with a 3clock pipeline delay from the clock that loads the DIV2IN signal. See the timing chart for the detailed timing.


## 4. SELE.A mode and SELE.B mode

Set C1 High and C2 and C3 Low for SELE.A mode.
In SELE.A mode, the clock is input to the clock input pin, and the data is input to the system A (DA0 to DA9) data input pins.
Set C1 and C2 High and C3 Low for SELE.B mode.
In SELE.B mode, the clock is input to the clock input pin, and the data is input to the system B (DB0 to DB9) data input pins.
In either mode, consideration must be given to the setup time (ts) and hold time (th) with respect to the clock. Also, the data is output as an analog signal with a 1-clock pipeline delay after loading by the clock.
Switching between SELE.A mode and SELE.B mode is done by switching the C2 pin between High and Low levels. Also, the mode can be switched at high speed in sync with the clock by inputting the switching signal ( C 2 signal) to the C 2 pin. The C 2 signal is internally latched by the clock, so consideration must be given to the setup time (ts_C2) and hold time (th_C2) with respect to the clock. See the timing chart for the detailed timing.


Block Diagram \& Timing Chart (MUX.1A Mode)


In MUX.1A mode, Data A and Data B are internally multiplexed and then the resulting signal can be analog output. The frequency of the clock is halved by the built-in clock frequency divider circuit and the CLK/2 can be output at TTL level (DIV2OUT). CLK/2 can be reset by the reset signal.

## (Timing judgment points)

TTL $\qquad$
$\qquad$


Block Diagram \& Timing Chart (MUX.1B Mode)


In MUX.1B mode, Data A and Data B are internally multiplexed and then the resulting signal can be analog output. The frequency of the clock is halved by the built-in clock frequency divider circuit. CLK/2 can be reset by the reset signal.

## Block Diagram \& Timing Chart (MUX. 2 Mode)



In MUX. 2 mode, the $1 / 2$ frequency-divided clock signal (DIV2IN) and Data A and Data B, which are synchronized with DIV2IN, are provided simultaneously. These signals are internally multiplexed and the resulting signal can be analog output.

Block Diagram \& Timing Chart (SELE.A, SELE.B Mode)


In SELE.A and SELE.B modes, input Data A or Data B is selected and the selected data can be analog output. When $\mathrm{C} 1=1$ and $\mathrm{C} 3=0$, Data A is selected for $\mathrm{C} 2=0$, and Data B is selected for $\mathrm{C} 2=1$.

## Application Circuit

The circuit shown below is the basic circuit when the analog output is terminated with external resistance of $50 \Omega$ for operation with dual $\pm 5 \mathrm{~V}$ power supply in MUX. 2 mode. The analog output uses AVccO as the reference.
The analog output full-scale voltage VFs is obtained with the following equation.

$$
V_{F S}=\frac{V_{S E T}}{375} \times\left(15+\frac{63}{64}\right) \times R
$$

$R=R o / / R L$
Ro: Output impedance (= $50 \Omega$ )
RL: External termination resistance

$$
\begin{aligned}
\text { Here, } \mathrm{VSET}= & \frac{\mathrm{R} 2}{\mathrm{R} 1+\mathrm{R} 2} \text { VREF } \\
& (\mathrm{VREF} \approx 1.2 \mathrm{~V}) \\
& (\mathrm{R} 1+\mathrm{R} 2 \geq 1.2 \mathrm{k} \Omega)
\end{aligned}
$$



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

## Notes on Use

- The CXA3197R has PECL and TTL input pins for the clock and reset inputs. When the clock is input at PECL level, it is recommended to also input the reset signal at PECL level. Likewise, when the clock is input at TTL level, it is recommended to also input the reset signal at TTL level.
- The input signal impedance should be properly matched to ensure the stable CXA3197R operation at high speed.
Particularly when ringing appears in the input clock in the MUX.1A and MUX.1B modes, if this ringing exceeds the clock input threshold value, the internal $1 / 2$ frequency divider circuit may misoperate.
- All TTL input pins of the CXA3197R except for the PS pin go to High level when left open, and only the PS pin goes to Low level when left open. Set the PS pin to High level to operate the IC.
When the PECL input pins are left open, the $P$ (positive) side goes to High level and the $N$ (negative) side goes to Low level. The PECL input pins are complementary, so be sure to use the P and N sides together.
- When the clock and reset input signal level is TTL, $* * * / T$ pins should be used and $* * * / E$ pins left open. When the clock and reset input signal level is PECL, ***/E pins should be used and $* * * / T$ pins left open.
- The power supply and grounding have a profound influence on converter characteristics. The power supply and grounding method are particularly important during high-speed operation.
General points for caution are as follows.
- The ground pattern should be as wide as possible. It is recommended to make the power supply and ground wider at an inner layer using a multi-layer board.
To prevent a DC offset from being generated between the analog and digital power supply patterns, it is recommended to connect the patterns at one point via a ferrite-bead filter, etc.
- When using the CXA3197R with a single power supply, connect DGND1 and DGND2 to a common digital ground, and AGND2 to an analog ground. Also, DVcc1 and DVcc2 should use a common digital power supply, and AVcc 2 should be connected to an analog power supply. AVccO serves as the analog output reference, so while it does not need to share the analog power supply, it should be used within the range that satisfies the analog output compliance voltage.
- When using the CXA3197R with dual power supply, connect DGND1 and DVcc2 to the digital ground, and AVcc2 to the analog ground. DVcc1 uses a positive digital power supply (+5V, typ.), DGND2 uses a negative digital power supply ( -5 V , typ.), and AGND2 uses a negative analog power supply ( -5 V , typ.). Like when using a single power supply, the AVccO pin can be used within the range that satisfies the analog output compliance voltage. However, connecting it to the analog ground and using the analog ground as the reference for the analog output is recommended.
- Ground the power supply pins as close to each pin as possible with a $0.1 \mu \mathrm{~F}$ or more ceramic chip capacitor.
When using a single power supply, connect DVcc1 and DVcc2 to the digital ground, and AVcc2 and AVccO to the analog ground.
When using dual power supply, connect DVcc1 and DGND2 to the digital ground, and AGND2 to the analog ground. In this case, when using AVccO within the range that satisfies the compliance voltage, be sure to also connect the AVccO pin to the analog ground using a ceramic chip capacitor.
- The CXA3197R is designed with an analog output impedance of $50 \Omega$. The analog outputs are wired with a characteristic impedance of $50 \Omega$, and waveforms free of reflection can be obtained by terminating the analog outputs with $50 \Omega$. Even when using only one of either AOUTP or AOUTN, if one analog output is terminated with $50 \Omega$, be sure to also terminate the other analog output with $50 \Omega$. (See the Application Circuit.)


## Example of Representative Characteristics



Vref pin voltage vs. Ambient temperature


Output full-scale voltage vs. Ambient temperature


Output zero offset voltage vs. Ambient temperature



48PIN LQFP (PLASTIC)


NOTE: Dimension "*" does not include mold protrusion.
DETAIL A

| SONY CODE | LQFP-48P-L01 |
| :--- | :---: |
| EIAJ CODE | LQFP048-P-0707 |
| JEDEC CODE | - |

PACKAGE STRUCTURE

| PACKAGE MATERIAL | EPOXY RESIN |
| :--- | :--- |
| LEAD TREATMENT | SOLDER/PALLADIUM |
| PLATING |  |
| LEAD MATERIAL | $42 /$ COPPER ALLOY |
| PACKAGE MASS | 0.2 g |

NOTE : PALLADIUM PLATING
This product uses S-PdPPF (Sony Spec.-Palladium Pre-Plated Lead Frame).


[^0]:    Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

[^1]:    *3 When using the analog output within the compliance voltage range, set AVccO so that it satisfies the following equations.

    $$
    \begin{aligned}
    & \operatorname{Voc}(\min )=(\mathrm{AVccO}-\mathrm{VFS})-\mathrm{DVcc} 2 \geq-2.1 \mathrm{~V} \\
    & \mathrm{Voc}(\max )=(\mathrm{AVccO}-\mathrm{VOF})-\mathrm{DVcc} 2 \leq 1.5 \mathrm{~V}
    \end{aligned}
    $$

